Pipeline quantum processor architecture for silicon spin qubits

We propose a quantum processor architecture, the qubit ‘pipeline’, in which run-time scales additively as functions of circuit depth and run repetitions. Run-time control is applied globally, reducing the complexity of control and interconnect resources. This simplification is achieved by shuttling...

Mô tả đầy đủ

Chi tiết về thư mục
Những tác giả chính: Patomäki, SM, Gonzalez-Zalba, MF, Fogarty, MA, Cai, Z, Benjamin, SC, Morton, JJL
Định dạng: Journal article
Ngôn ngữ:English
Được phát hành: Springer Nature 2024

Những quyển sách tương tự