Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文（繁體）
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Relieving capacity limits on F...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Relieving capacity limits on FPGA−based SAT−solvers
Bibliographic Details
Main Authors:
Haller, L
,
Singh, S
Format:
Conference item
Published:
2010
Holdings
Description
Similar Items
Staff View
Description
Summary:
Similar Items
FYalSAT: High-Throughput Stochastic Local Search K-SAT Solver on FPGA
by: Young-Kyu Choi, et al.
Published: (2024-01-01)
A SAT Solver for Circuits Based on the Tableau Method
by: Egly, U, et al.
Published: (2010)
FPGA-Based Hardware/Software Co-Design of a Bio-Inspired SAT Solver
by: Anh Hoang Ngoc Nguyen, et al.
Published: (2020-01-01)
AvatarSAT: An Auto-tuning Boolean SAT Solver
by: Ganesh, Vijay, et al.
Published: (2009)
Local Consistency and SAT-Solvers
by: Petke, J, et al.
Published: (2010)