Anfonwch hwn fel neges destun: Relieving capacity limits on FPGA−based SAT−solvers