Stav dette: Relieving capacity limits on FPGA−based SAT−solvers