Отправить по sms: Relieving capacity limits on FPGA−based SAT−solvers