Software Verification for Weak Memory via Program Transformation

Software Verification for Weak Memory via Program Transformation

Veure altres versions (1)

Dades bibliogràfiques
Autors principals:	Alglave, J, Kroening, D, Nimal, V, Tautschnig, M
Format:	Conference item
Publicat:	2013

Ítems similars

Software verification for weak memory via program transformation
per: Alglave, J, et al.
Publicat: (2013)

Soundness of Data Flow Analyses for Weak Memory Models
per: Alglave, J, et al.
Publicat: (2011)

Soundness of data flow analyses for weak memory models
per: Alglave, J, et al.
Publicat: (2011)

Soundness of Data Flow Analyses for Weak Memory Models
per: Alglave, J, et al.
Publicat: (2011)

Making Software Verification Tools Really Work
per: Alglave, J, et al.
Publicat: (2011)

Partial orders for efficient bounded model checking of concurrent software
per: Alglave, J, et al.
Publicat: (2013)

Effective verification for low-level software with competing interrupts
per: Liang, L, et al.
Publicat: (2017)

Don't Sit on the Fence − A Static Analysis Approach to Automatic Fence Insertion
per: Alglave, J, et al.
Publicat: (2014)

Don’t sit on the fence: A static analysis approach to automatic fence insertion
per: Kroening, D, et al.
Publicat: (2017)

Static analyses over weak memory
per: Nimal, V, et al.
Publicat: (2014)

Hardware verification using software analyzers
per: Mukherjee, R, et al.
Publicat: (2015)

Algebraic Techniques in Software Verification : Challenges and Opportunities
per: Brain, M, et al.
Publicat: (2016)

A survey of automated techniques for formal software verification
per: D'Silva, V, et al.
Publicat: (2008)

A Survey of Automated Techniques for Formal Software Verification.
per: D'Silva, V, et al.
Publicat: (2008)

A Survey of Automated Techniques for Formal Software Verification
per: D'Silva, V, et al.
Publicat: (2008)

Software Verification Using k−Induction
per: Donaldson, A, et al.
Publicat: (2011)

Software verification using k-induction
per: Donaldson, A, et al.
Publicat: (2011)

GPU Concurrency: Weak Behaviours and Programming Assumptions
per: Alglave, J, et al.
Publicat: (2015)

Formal Verification of SystemC by Automatic Hardware/Software Partitioning
per: Kroening, D, et al.
Publicat: (2005)

Unbounded Safety Verification for Hardware Using Software Analyzers
per: Mukherjee, R, et al.
Publicat: (2015)

Accurate Theorem Proving for Program Verification
per: Cook, B, et al.
Publicat: (2006)

A widening approach to multithreaded program verification
per: Kaiser, A, et al.
Publicat: (2014)

Verification and Falsification of Programs with Loops Using Predicate Abstraction
per: Kroening, D, et al.
Publicat: (2009)

Verification and falsification of programs with loops using predicate abstraction.
per: Kroening, D, et al.
Publicat: (2010)

Formal techniques for effective co-verification of hardware/software co-designs
per: Mukherjee, R, et al.
Publicat: (2017)

Verification of Boolean Programs with Unbounded Thread Creation
per: Cook, B, et al.
Publicat: (2007)

Verification of Boolean programs with unbounded thread creation.
per: Cook, B, et al.
Publicat: (2007)

Cogent: Accurate theorem proving for program verification
per: Cook, B, et al.
Publicat: (2005)

Hardware Verification using ANSI−C Programs as a Reference
per: Clarke, E, et al.
Publicat: (2003)

Hardware verification using ANSI-C programs as a reference
per: Clarke, E, et al.
Publicat: (2003)

Formal co−validation of low−level hardware/software interfaces
per: Horn, A, et al.
Publicat: (2013)

ExpliSAT: Guiding SAT−Based Software Verification with Explicit States
per: Barner, S, et al.
Publicat: (2007)

CBMC – C bounded model checker
per: Kroening, D, et al.
Publicat: (2014)

On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
per: Horn, A, et al.
Publicat: (2015)

On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
per: Horn, A, et al.
Publicat: (2015)

Formal Co-Validation of Low-Level Hardware/Software Interfaces
per: Horn, A, et al.
Publicat: (2013)

Interpolation−based verification of floating−point programs with abstract CDCL
per: Brain, M, et al.
Publicat: (2013)

Interpolation-based verification of floating-point programs with abstract CDCL
per: Brain, M, et al.
Publicat: (2013)

Instantiating uninterpreted functional units and memory system: functional verification of the VAMP processor
per: Beyer, S, et al.
Publicat: (2003)

Monotonicity in shared-memory program verification
per: Kaiser, A
Publicat: (2013)