V2c – A Verilog to C translator
We present v2c, a tool for translating Verilog to C. The tool accepts synthesizable Verilog as input and generates a word-level C program as an output, which we call the software netlist. The generated program is cycle-accurate and bit precise. The translation is based on the synthesis semantics of...
| Main Authors: | , , |
|---|---|
| Format: | Conference item |
| Published: |
Springer
2016
|