V2c – A Verilog to C translator
We present v2c, a tool for translating Verilog to C. The tool accepts synthesizable Verilog as input and generates a word-level C program as an output, which we call the software netlist. The generated program is cycle-accurate and bit precise. The translation is based on the synthesis semantics of...
Main Authors: | Mukherjee, R, Tautschnig, M, Kroening, D |
---|---|
Format: | Conference item |
Published: |
Springer
2016
|
Similar Items
-
Verification of SpecC and Verilog using Predicate Abstraction
by: Jain, H, et al.
Published: (2004) -
Checking Consistency of C and Verilog using Predicate Abstraction and Induction
by: Kroening, D, et al.
Published: (2004) -
Checking consistency of C and Verilog using predicate abstraction and induction
by: Kroening, D, et al.
Published: (2004) -
Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking
by: Kroening, D, et al.
Published: (2003) -
CBMC – C bounded model checker
by: Kroening, D, et al.
Published: (2014)