On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Concurrent systems are notoriously difficult to analyze, and technological advances such as weak memory architectures greatly compound this problem. This has renewed interest in partial order semantics as a theoretical foundation for formal verification techniques. Among these, symbolic techniques h...
Үндсэн зохиолчид: | Horn, A, Kroening, D |
---|---|
Формат: | Journal article |
Хэл сонгох: | English |
Хэвлэсэн: |
2015
|
Ижил төстэй зүйлс
Ижил төстэй зүйлс
-
On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
-н: Horn, A, зэрэг
Хэвлэсэн: (2015) -
Efficient verification of concurrent systems using synchronisation analysis and SAT/SMT solving
-н: Antonino, P, зэрэг
Хэвлэсэн: (2019) -
An efficient SAT encoding of circuit codes
-н: Chebiryak, Y, зэрэг
Хэвлэсэн: (2008) -
A SAT−Based Algorithm for Reparameterization in Symbolic Simulation
-н: Chauhan, P, зэрэг
Хэвлэсэн: (2004) -
A SAT-based algorithm for reparameterization in symbolic simulation
-н: Chauhan, P, зэрэг
Хэвлэсэн: (2004)