On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Concurrent systems are notoriously difficult to analyze, and technological advances such as weak memory architectures greatly compound this problem. This has renewed interest in partial order semantics as a theoretical foundation for formal verification techniques. Among these, symbolic techniques h...
Asıl Yazarlar: | Horn, A, Kroening, D |
---|---|
Materyal Türü: | Journal article |
Dil: | English |
Baskı/Yayın Bilgisi: |
2015
|
Benzer Materyaller
-
On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Yazar:: Horn, A, ve diğerleri
Baskı/Yayın Bilgisi: (2015) -
Efficient verification of concurrent systems using synchronisation analysis and SAT/SMT solving
Yazar:: Antonino, P, ve diğerleri
Baskı/Yayın Bilgisi: (2019) -
An efficient SAT encoding of circuit codes
Yazar:: Chebiryak, Y, ve diğerleri
Baskı/Yayın Bilgisi: (2008) -
A SAT−Based Algorithm for Reparameterization in Symbolic Simulation
Yazar:: Chauhan, P, ve diğerleri
Baskı/Yayın Bilgisi: (2004) -
A SAT-based algorithm for reparameterization in symbolic simulation
Yazar:: Chauhan, P, ve diğerleri
Baskı/Yayın Bilgisi: (2004)