End-to-end formal verification of a RISC-V processor extended with capability pointers

Capability Hardware Enhanced RISC Instructions (CHERI) extend conventional ISAs with capabilities that can enable fine-grained memory protection and scalable software compartmentalisation. CHERI-RISC-V is an extended version of the RISC-V ISA with support for CHERI, and Flute is an open-source 64-bi...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Gao, D, Melham, T
Μορφή: Conference item
Γλώσσα:English
Έκδοση: TU Wien Academic Press/IEEE 2021