Synthesising Optimal Timing Delays for Timed I/O Automata
In many real-time embedded systems, the choice of values for the timing delays can crucially a ect the safety or quantitative charac- teristics of their execution. We propose a parameter synthesis algorithm that nds optimal timing delays guaranteeing that the system satis es a given quantitative pro...
主要な著者: | Diciolla, M, Kim, C, Kwiatkowska, M, Mereacre, A |
---|---|
フォーマット: | Report |
出版事項: |
DCS
2014
|
類似資料
-
Time−Bounded Verification of CTMCs Against Real−Time Specifications
著者:: Chen, T, 等
出版事項: (2011) -
Building power consumption models from executable timed I/O automata specifications
著者:: Kwiatkowska, M, 等
出版事項: (2016) -
Verification of Linear Duration Properties over Continuous−Time Markov Chains
著者:: Chen, T, 等
出版事項: (2012) -
Verification of Linear Duration Properties over Continuous Time Markov Chains
著者:: Chen, T, 等
出版事項: (2012) -
A Simulink Hybrid Heart Model for Quantitative Verification of Cardiac Pacemakers
著者:: Chen, T, 等
出版事項: (2013)