Synthesising Optimal Timing Delays for Timed I/O Automata
In many real-time embedded systems, the choice of values for the timing delays can crucially a ect the safety or quantitative charac- teristics of their execution. We propose a parameter synthesis algorithm that nds optimal timing delays guaranteeing that the system satis es a given quantitative pro...
Glavni autori: | Diciolla, M, Kim, C, Kwiatkowska, M, Mereacre, A |
---|---|
Format: | Report |
Izdano: |
DCS
2014
|
Slični predmeti
-
Time−Bounded Verification of CTMCs Against Real−Time Specifications
od: Chen, T, i dr.
Izdano: (2011) -
Building power consumption models from executable timed I/O automata specifications
od: Kwiatkowska, M, i dr.
Izdano: (2016) -
Verification of Linear Duration Properties over Continuous−Time Markov Chains
od: Chen, T, i dr.
Izdano: (2012) -
Verification of Linear Duration Properties over Continuous Time Markov Chains
od: Chen, T, i dr.
Izdano: (2012) -
A Simulink Hybrid Heart Model for Quantitative Verification of Cardiac Pacemakers
od: Chen, T, i dr.
Izdano: (2013)