Design and Verification of On−Chip Communication Protocols

Design and Verification of On−Chip Communication Protocols

Показать другие версии (2)

Библиографические подробности
Главные авторы:	Böhm, P, Melham, T
Формат:	Conference item
Опубликовано:	ETAPS 2008 2008

Схожие документы

Design and Verification of On−Chip Communication Protocols
по: Böhm, P, и др.
Опубликовано: (2015)

Design and Verification of On−Chip Communication Protocols
по: Böhm, P, и др.
Опубликовано: (2015)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
по: Böhm, P, и др.
Опубликовано: (2008)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
по: Böhm, P, и др.
Опубликовано: (2008)

A Refinement Approach to Design and Verification of On-Chip Communication Protocols
по: Boehm, P, и др.
Опубликовано: (2008)

A Framework for Incremental Modelling and Verification of On−Chip Protocols
по: Böhm, P
Опубликовано: (2010)

Verification of System on Chip Integrated Communication Controllers
по: M. V. Petrochenkov, и др.
Опубликовано: (2018-10-01)

Abstraction Mechanisms for Hardware Verification
по: Melham, T
Опубликовано: (1990)

Abstraction Mechanisms for Hardware Verification
по: Melham, T
Опубликовано: (1988)

Abstraction Mechanisms for Hardware Verification
по: Melham, T
Опубликовано: (1987)

Higher Order Logic and Hardware Verification
по: Melham, T
Опубликовано: (1993)

A Formalised Framework for Incremental Modelling of On−Chip Communication
по: Böhm, P
Опубликовано: (2010)

Practical Formal Verification in Microprocessor Design
по: Jones, R, и др.
Опубликовано: (2015)

Abstract: Experience with Practical Formal Verification at an Industrial Scale
по: Melham, T
Опубликовано: (2003)

Relational STE and Theorem Proving for Formal Verification of Industrial Circuit Designs
по: O'Leary, J, и др.
Опубликовано: (2013)

Relational STE and theorem proving for formal verification of industrial circuit designs
по: O'Leary, J, и др.
Опубликовано: (2013)

Formalizing Abstraction Mechanisms for Hardware Verification in Higher Order Logic
по: Melham, T
Опубликовано: (1989)

Contextualizing formal verification for systems security engineering
по: Shaked, A, и др.
Опубликовано: (2024)

An AMBA−ARM7 Formal Verification Platform
по: Susanto, K, и др.
Опубликовано: (2003)

MODELLING AND VERIFICATION OF KITSAT PACKET COMMUNICATION PROTOCOLS
по: Young-Ro Lee, и др.
Опубликовано: (1996-06-01)

Design and post-silicon verification of polymorphic PCIE bridge expansion chip
по: Deng Jiawei, и др.
Опубликовано: (2023-02-01)

Hardware/Software Implementation of a Chip-to-Chip Communication Protocol Based on SPDM
по: Kais Belwafi, и др.
Опубликовано: (2024-01-01)

Hardware verification using software analyzers
по: Mukherjee, R, и др.
Опубликовано: (2015)

Hardware Verification by Formal Proof
по: Birtwistle, G, и др.
Опубликовано: (1988)

Hardware Verification by Formal Proof
по: Birtwistle, G, и др.
Опубликовано: (1988)

Hardware Verification using Higher−Order Logic
по: Camilleri, A, и др.
Опубликовано: (1986)

Hardware Verification using Higher−Order Logic
по: Camilleri, A, и др.
Опубликовано: (1987)

A formal CHERI-C semantics for verification
по: Park, SH, и др.
Опубликовано: (2023)

Microfluidic System Protocols for Integrated On-Chip Communications and Cooling
по: Stefanus A. Wirdatmadja, и др.
Опубликовано: (2017-01-01)

Design and implementation of adaptive and synchronous test function of chip sample verification platform
по: Xu Jinglin, и др.
Опубликовано: (2023-02-01)

An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation
по: German Cano-Quiveu, и др.
Опубликовано: (2021-01-01)

Unbounded Safety Verification for Hardware Using Software Analyzers
по: Mukherjee, R, и др.
Опубликовано: (2015)

End-to-end formal verification of a RISC-V processor extended with capability pointers
по: Gao, D, и др.
Опубликовано: (2021)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
по: Dan LIU, и др.
Опубликовано: (2012-11-01)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
по: Dan LIU, и др.
Опубликовано: (2012-11-01)

Verification methods for complex-functional blocks in CAD for chips deep submicron design standards
по: Zolnikov Vladimir, и др.
Опубликовано: (2023-01-01)

Design and verification of adaptive cache coherence protocols
по: Shen, Xiaowei, 1966-
Опубликовано: (2014)

Effective verification for low-level software with competing interrupts
по: Liang, L, и др.
Опубликовано: (2017)

Lifting CDCL to template-based abstract domains for program verification
по: Mukherjee, R, и др.
Опубликовано: (2017)

Verification of an artificial intelligence vision chip design for edge computing based on hardware simulation system
по: Xuanzhe XU, и др.
Опубликовано: (2022-03-01)