Design and Verification of On−Chip Communication Protocols

Design and Verification of On−Chip Communication Protocols

Visa andra versioner (2)

Bibliografiska uppgifter
Huvudupphovsmän:	Böhm, P, Melham, T
Materialtyp:	Conference item
Publicerad:	ETAPS 2008 2008

Liknande verk

Design and Verification of On−Chip Communication Protocols
av: Böhm, P, et al.
Publicerad: (2015)

Design and Verification of On−Chip Communication Protocols
av: Böhm, P, et al.
Publicerad: (2015)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
av: Böhm, P, et al.
Publicerad: (2008)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
av: Böhm, P, et al.
Publicerad: (2008)

A Refinement Approach to Design and Verification of On-Chip Communication Protocols
av: Boehm, P, et al.
Publicerad: (2008)

A Framework for Incremental Modelling and Verification of On−Chip Protocols
av: Böhm, P
Publicerad: (2010)

Verification of System on Chip Integrated Communication Controllers
av: M. V. Petrochenkov, et al.
Publicerad: (2018-10-01)

Abstraction Mechanisms for Hardware Verification
av: Melham, T
Publicerad: (1990)

Abstraction Mechanisms for Hardware Verification
av: Melham, T
Publicerad: (1988)

Abstraction Mechanisms for Hardware Verification
av: Melham, T
Publicerad: (1987)

Higher Order Logic and Hardware Verification
av: Melham, T
Publicerad: (1993)

A Formalised Framework for Incremental Modelling of On−Chip Communication
av: Böhm, P
Publicerad: (2010)

Practical Formal Verification in Microprocessor Design
av: Jones, R, et al.
Publicerad: (2015)

Abstract: Experience with Practical Formal Verification at an Industrial Scale
av: Melham, T
Publicerad: (2003)

Relational STE and Theorem Proving for Formal Verification of Industrial Circuit Designs
av: O'Leary, J, et al.
Publicerad: (2013)

Relational STE and theorem proving for formal verification of industrial circuit designs
av: O'Leary, J, et al.
Publicerad: (2013)

Formalizing Abstraction Mechanisms for Hardware Verification in Higher Order Logic
av: Melham, T
Publicerad: (1989)

Contextualizing formal verification for systems security engineering
av: Shaked, A, et al.
Publicerad: (2024)

An AMBA−ARM7 Formal Verification Platform
av: Susanto, K, et al.
Publicerad: (2003)

MODELLING AND VERIFICATION OF KITSAT PACKET COMMUNICATION PROTOCOLS
av: Young-Ro Lee, et al.
Publicerad: (1996-06-01)

Design and post-silicon verification of polymorphic PCIE bridge expansion chip
av: Deng Jiawei, et al.
Publicerad: (2023-02-01)

Hardware/Software Implementation of a Chip-to-Chip Communication Protocol Based on SPDM
av: Kais Belwafi, et al.
Publicerad: (2024-01-01)

Hardware verification using software analyzers
av: Mukherjee, R, et al.
Publicerad: (2015)

Hardware Verification by Formal Proof
av: Birtwistle, G, et al.
Publicerad: (1988)

Hardware Verification by Formal Proof
av: Birtwistle, G, et al.
Publicerad: (1988)

Hardware Verification using Higher−Order Logic
av: Camilleri, A, et al.
Publicerad: (1986)

Hardware Verification using Higher−Order Logic
av: Camilleri, A, et al.
Publicerad: (1987)

A formal CHERI-C semantics for verification
av: Park, SH, et al.
Publicerad: (2023)

Microfluidic System Protocols for Integrated On-Chip Communications and Cooling
av: Stefanus A. Wirdatmadja, et al.
Publicerad: (2017-01-01)

Design and implementation of adaptive and synchronous test function of chip sample verification platform
av: Xu Jinglin, et al.
Publicerad: (2023-02-01)

An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation
av: German Cano-Quiveu, et al.
Publicerad: (2021-01-01)

Unbounded Safety Verification for Hardware Using Software Analyzers
av: Mukherjee, R, et al.
Publicerad: (2015)

End-to-end formal verification of a RISC-V processor extended with capability pointers
av: Gao, D, et al.
Publicerad: (2021)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
av: Dan LIU, et al.
Publicerad: (2012-11-01)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
av: Dan LIU, et al.
Publicerad: (2012-11-01)

Verification methods for complex-functional blocks in CAD for chips deep submicron design standards
av: Zolnikov Vladimir, et al.
Publicerad: (2023-01-01)

Design and verification of adaptive cache coherence protocols
av: Shen, Xiaowei, 1966-
Publicerad: (2014)

Effective verification for low-level software with competing interrupts
av: Liang, L, et al.
Publicerad: (2017)

Lifting CDCL to template-based abstract domains for program verification
av: Mukherjee, R, et al.
Publicerad: (2017)

Verification of an artificial intelligence vision chip design for edge computing based on hardware simulation system
av: Xuanzhe XU, et al.
Publicerad: (2022-03-01)