Word level predicate abstraction and refinement for verifying RTL verilog
Model checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is localization reduction, which removes latches that are not...
Κύριοι συγγραφείς: | Jain, H, Sharygina, N, Kroening, D, Clarke, E |
---|---|
Άλλοι συγγραφείς: | Jr, W |
Μορφή: | Conference item |
Έκδοση: |
Association for Computing Machinery
2005
|
Παρόμοια τεκμήρια
Παρόμοια τεκμήρια
-
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
ανά: Jain, H, κ.ά.
Έκδοση: (2005) -
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
ανά: Jain, H, κ.ά.
Έκδοση: (2008) -
Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
ανά: Jain, H, κ.ά.
Έκδοση: (2008) -
Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
ανά: Jain, H, κ.ά.
Έκδοση: (2008) -
Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
ανά: Kroening, D, κ.ά.
Έκδοση: (2007)