Word level predicate abstraction and refinement for verifying RTL verilog

Word level predicate abstraction and refinement for verifying RTL verilog

Show other versions (2)

Model checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is localization reduction, which removes latches that are not...

书目详细资料
Main Authors:	Jain, H, Sharygina, N, Kroening, D, Clarke, E
其他作者:	Jr, W
格式:	Conference item
出版:	Association for Computing Machinery 2005

相似书籍

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
由: Jain, H, et al.
出版: (2005)

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
由: Jain, H, et al.
出版: (2008)

Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
由: Jain, H, et al.
出版: (2008)

Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
由: Jain, H, et al.
出版: (2008)

Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
由: Kroening, D, et al.
出版: (2007)

VCEGAR: Verilog CounterExample Guided Abstraction Refinement
由: Jain, H, et al.
出版: (2007)

Verification of SpecC and Verilog using Predicate Abstraction
由: Jain, H, et al.
出版: (2004)

Checking consistency of C and Verilog using predicate abstraction and induction
由: Kroening, D, et al.
出版: (2004)

Checking Consistency of C and Verilog using Predicate Abstraction and Induction
由: Kroening, D, et al.
出版: (2004)

Predicate abstraction of ANSI-C programs using SAT
由: Clarke, E, et al.
出版: (2004)

SATABS: SAT−based Predicate Abstraction for ANSI−C
由: Clarke, E, et al.
出版: (2005)

Predicate Abstraction of ANSI–C Programs using SAT
由: Clarke, E, et al.
出版: (2015)

Predicate Abstraction of ANSI-C Programs Using SAT.
由: Clarke, E, et al.
出版: (2004)

Predicate Abstraction of ANSI-C Programs Using SAT
由: Clarke, E, et al.
出版: (2004)

Verifying C++ with STL Containers via Predicate Abstraction
由: Blanc, N, et al.
出版: (2007)

Verifying C++ with STL containers via predicate abstraction
由: Blanc, N, et al.
出版: (2007)

System verilog RTL modeling with embedded assertions /
由: Chow, Chee Siang, 1984-, et al.
出版: (2012)

Verification of SpecC using Predicate Abstraction
由: Clarke, E, et al.
出版: (2007)

Verification of SpecC using predicate abstraction.
由: Clarke, E, et al.
出版: (2007)

System verilog RTL modeling with embedded assertions[electronic resource] /
由: Chow, Chee Siang, 1984-, et al.
出版: (2012)

Approximating Predicate Images for Bit−Vector Logic
由: Kroening, D, et al.
出版: (2006)

The RTL design of 32-bit RISC processor using verilog HDL /
由: Hafizul Hasni Manab, 1987-, et al.
出版: (2012)

Counterexamples with Loops for Predicate Abstraction
由: Kroening, D, et al.
出版: (2006)

The RTL design of 32-bit RISC processor using verilog HDL [electronic resource] /
由: Hafizul Hasni Manab, 1987-
出版: (2012)

Predicate Abstraction with Under-approximation Refinement
由: Corina S. Pasareanu, et al.
出版: (2007-02-01)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL /
由: Lim, Jonie Joo Nee, 1978-, et al.
出版: (2008)

Verification and Falsification of Programs with Loops Using Predicate Abstraction
由: Kroening, D, et al.
出版: (2009)

Verification and falsification of programs with loops using predicate abstraction.
由: Kroening, D, et al.
出版: (2010)

Model Checking with Abstraction for Web Services
由: Sharygina, N, et al.
出版: (2007)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL [electronic resources] /
由: Lim, Jonie Joo Nee, 1978-, et al.
出版: (2008)

Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking
由: Kroening, D, et al.
出版: (2003)

V2c – A Verilog to C translator
由: Mukherjee, R, et al.
出版: (2016)

Strengthening properties using abstraction refinement
由: Purandare, M, et al.
出版: (2009)

Specifying and Verifying Systems with Multiple Clocks
由: Clarke, E, et al.
出版: (2003)

Specifying and verifying systems with multiple clocks
由: Clarke, E, et al.
出版: (2003)

RTL cookbook/
由: 274324 Lancaster, Don
出版: (1969)

Counterexample Guided Abstraction Refinement via Program Execution
由: Groce, A, et al.
出版: (2004)

RTL2RTL Formal Equivalence: Boosting the Design Confidence
由: M V Achutha Kiran Kumar, et al.
出版: (2014-07-01)

Counterexample-guided abstraction refinement for symmetric concurrent programs
由: Donaldson, A, et al.
出版: (2012)

Automated scripts for testing verilog designs with iVerilog
由: Ng, Gary Jia Hao
出版: (2015)