Word level predicate abstraction and refinement for verifying RTL verilog

Model checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is localization reduction, which removes latches that are not...

Olles dieđut

Bibliográfalaš dieđut
Váldodahkkit:	Jain, H, Sharygina, N, Kroening, D, Clarke, E
Eará dahkkit:	Jr, W
Materiálatiipa:	Conference item
Almmustuhtton:	Association for Computing Machinery 2005

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Dahkki Jain, H, Kroening, D, Sharygina, N, Clarke, E

Almmustuhtton 2008

Journal article

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Dahkki Jain, H, Kroening, D, Sharygina, N, Clarke, E

Almmustuhtton 2005

Conference item

Word level predicate abstraction and refinement for verifying RTL verilog

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Dahkki Jain, H, Kroening, D, Sharygina, N, Clarke, E

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Dahkki Jain, H, Kroening, D, Sharygina, N, Clarke, E

Geahča maid