Area Optimisation for Field−Programmable Gate Arrays in SystemC Hardware Compilation

Area Optimisation for Field−Programmable Gate Arrays in SystemC Hardware Compilation

Show other versions (1)

This paper discusses a pair of synthesis algorithms that optimise a SystemC design to minimise area when targeting FPGAs. Each can significantly improve the synthesis of a high-level language construct, thus allowing a designer to concentrate more on an algorithm description and less on hardware-spe...

Bibliografske podrobnosti
Main Authors:	Ditmar, J, McKeever, S, Wilson, A
Format:	Journal article
Izdano:	2008

Podobne knjige/članki

Area optimisation for field-programmable gate arrays in SystemC hardware compilation
od: Ditmar, J, et al.
Izdano: (2008)

Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation
od: Johan Ditmar, et al.
Izdano: (2008-01-01)

Array Synthesis in SystemC Hardware Compilation
od: Ditmar, J, et al.
Izdano: (2007)

Compiling Hardware Descriptions with Relative Placement Information for Parametrised Libraries
od: McKeever, S, et al.
Izdano: (2002)

Towards Provably−Correct Hardware Compilation Tools Based on Pass Separation Techniques
od: McKeever, S, et al.
Izdano: (2001)

Towards Provably−Correct Hardware Compilation Tools Based on Pass Separation Techniques
od: McKeever, S, et al.
Izdano: (2006)

Formal Verification of SystemC by Automatic Hardware/Software Partitioning
od: Kroening, D, et al.
Izdano: (2005)

Open SystemC Simulator with Support for Power Gating Design
od: George Sobral Silveira, et al.
Izdano: (2012-01-01)

Designing Electronic Systems Using SystemC and SystemC–AMS
od: V. A. Alekhin
Izdano: (2020-08-01)

Hardware-based genetic algorithm implementation in field programmable gate arrays /
od: Sathivellu Balakrishnan, 1985-, et al.
Izdano: (2012)

Hardware modeling of GPU geometric pipeline rasterization based on UML and SystemC
od: Chen Jia, et al.
Izdano: (2019-01-01)

Analyzing SystemC Designs: SystemC Analysis Approaches for Varying Applications
od: Jannis Stoppe, et al.
Izdano: (2015-05-01)

Hardware implementation of coordinate rotation digital computer in field programmable gate array /
od: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-, et al.
Izdano: (2012)

Hardware modeling of binary coded decimal adder in field programmable gate array
od: Ibrahimy, Muhammad Ibn, et al.
Izdano: (2013)

Advanced encryption standard-XTS implementation in field programmable gate array hardware
od: Ahmed, Shakil, et al.
Izdano: (2015)

Fingerprint-fingervein multimodal biometric authentication system in field programmable gate array hardware /
od: Moganeshwaran Rajasegaran, 1986-, et al.
Izdano: (2013)

Hardware-based genetic algorithm implementation in field programmable gate arrays [electronic resource] /
od: Sathivellu Balakrishnan, 1985-
Izdano: (2012)

Real-time arrhythmia classifier hardware/software architecture on field programmable gate array /
od: Muhammad Amin Hashim, 1990-, author 606765, et al.
Izdano: (2016)

Real-time arrhythmia classifier hardware/software architecture on field programmable gate array /
od: Muhammad Amin Hashim, 1990-, author 606765, et al.
Izdano: (2016)

Finger-vein biometric system implemented in an embedded hardware based on field programmable gate arrays /
od: Lee, Yee Hui, 1988-, et al.
Izdano: (2013)

Hardware implementation of coordinate rotation digital computer in field programmable gate array [electronic resource] /
od: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-
Izdano: (2012)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware /
od: Vishnu Paramasivam, 1984-, et al.
Izdano: (2009)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
od: Jeevan Sirkunan, 1989- author, et al.
Izdano: (2015)

Hardware acceleration of lightweighted stand-alone internet protocol security on field-programmable gate array /
od: Gan, Soon Jin, 1991, author 607303, et al.
Izdano: (2017)

Hardware acceleration of lightweighted stand-alone internet protocol security on field-programmable gate array /
od: Gan, Soon Jin, 1991, author 607303, et al.
Izdano: (2017)

Field-Programmable Gate Array Architecture for the Discrete Orthonormal Stockwell Transform (DOST) Hardware Implementation
od: Martin Valtierra-Rodriguez, et al.
Izdano: (2024-08-01)

A vending machine controller using hardware description language and xilinx field programmable gate array /
od: Edgar Ramesh Abel, 1975-, et al.
Izdano: (2012)

Fingerprint-fingervein multimodal biometric authentication system in field programmable gate array hardware [electronic resource] /
od: Moganeshwaran Rajasegaran, 1986-, et al.
Izdano: (2013)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
od: Mohammed Isam Eldin Hassan Mohammed, 1995-, author 629533, et al.
Izdano: (2020)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
od: Mohammed Isam Eldin Hassan Mohammed, 1995-, author 629533
Izdano: (2020)

Modeling Algorithms in SystemC and ACL2
od: John W. O'Leary, et al.
Izdano: (2014-06-01)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays /
od: Liew, Tek Yee, 1986-, et al.
Izdano: (2011)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array [electronic resource] /
od: Jeevan Sirkunan, 1989- author
Izdano: (2016)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware [electronic resource] /
od: Vishnu Paramasivam, 1984-, et al.
Izdano: (2009)

Increasing the Security of Network Data Transmission with a Configurable Hardware Firewall Based on Field Programmable Gate Arrays
od: Marco Grossi, et al.
Izdano: (2024-08-01)

Field programmable gate array hardware in the loop validation of fuzzy direct torque control for induction machine drive
od: A. Aib, et al.
Izdano: (2023-04-01)

HARDWARE REALIZATION OF CANNY EDGE DETECTION ALGORITHM FOR UNDERWATER IMAGE SEGMENTATION USING FIELD PROGRAMMABLE GATE ARRAYS
od: ALEX RAJ S. M., et al.
Izdano: (2017-09-01)

Q-Pilot: Field Programmable Qubit Array Compilation with Flying Ancillas
od: Wang, Hanrui, et al.
Izdano: (2024)

Race analysis for SystemC using model checking.
od: Blanc, N
Izdano: (2008)

Scoot: A Tool for the Analysis of SystemC Models
od: Blanc, N, et al.
Izdano: (2008)