The impact of hardware scheduling mechanisms on the performance and cost of processor designs

The impact of hardware scheduling mechanisms on the performance and cost of processor designs

Veure altres versions (1)

Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...

Descripció completa

Dades bibliogràfiques
Autors principals:	Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D
Altres autors:	Cap, C
Format:	Conference item
Publicat:	dblp computer science bibliography 1999

Ítems similars

The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
per: Mueller, S, et al.
Publicat: (1999)

Dedicated digital processors : methods in hardware/software system design /
per: 276644 Mayer-Lindenberg, F.
Publicat: (2004)

A Hardware Assembler for 8080 Processor
per: D. I. Cowie
Publicat: (1978-04-01)

Exploring Optimal Cost-Performance Designs for RAW processors
per: Moritz, Csaba Andras, et al.
Publicat: (2023)

APRON: A Cellular Processor Array Simulation and Hardware Design Tool
per: David R. W. Barr, et al.
Publicat: (2009-01-01)

Tao--an architecturally balanced reconfigurable hardware processor
per: Huang, Andrew S. (Andrew Shane)
Publicat: (2005)

Thread Scheduling Mechanisms for Multiple-Context Parallel Processors
per: Fiske, James A. Stuart
Publicat: (2004)

Thread scheduling mechanisms for multiple-context parallel processors
per: Fiske, James Alexander Stuart
Publicat: (2007)

Scheduling jobs on multi-processors
per: Neetika, Bansal
Publicat: (2012)

OKI advanced array processor (AAP) hardware description
Publicat: (2004)

Digital neural processor hardware implementation for character recognition /
per: 424809 Kumaara Velan Munusamy
Publicat: (2000)

The 80386, 80486 and pentium processor : hardware, software and interfacing /
per: 391611 Triebel, Walter A.
Publicat: (1998)

Algorithms for Scheduling Tasks on Unrelated Processors
per: Davis, Ernest, et al.
Publicat: (2023)

Optimal scheduling for two-processor systems /
per: Coffman, E. G. (Edward Grady), 1934-, et al.

Task scheduling in parallel processor systems /
per: 443850 Syarifah Zyurina Nordin
Publicat: (2011)

Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices
per: Ikbel Belaid, et al.
Publicat: (2011-01-01)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
per: Pradeep Kumar Yadav, et al.
Publicat: (2008-01-01)

Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
per: Ko Natori, et al.
Publicat: (2024-01-01)

Scheduling for hardware/software partitioning in embedded system design
per: Engels, Daniel Wayne, 1970-
Publicat: (2014)

Register transfer level design of compression processor core using verilog hardware description language /
per: Roslee Mohd. Sabri, 1978-, et al.
Publicat: (2007)

Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
per: Eric J. Stotzer, et al.
Publicat: (2012-08-01)

Modelling and developing co-scheduling strategies on multicore processors
per: Zhu, H, et al.
Publicat: (2015)

Median filter using altera nios II processor and sort hardware /
per: 267473 Nadiah Azmi, et al.
Publicat: (2008)

Median filter using nios II processor with sort hardware accelerator /
per: Chen, Kah Yee, 198- , author, et al.
Publicat: (2009)

Accelerating Population Count with a Hardware Co-Processor for MicroBlaze
per: Iouliia Skliarova
Publicat: (2021-04-01)

Hardware Implementation of Residue Multipliers based Signed RNS Processor for Cryptosystems
per: E. Sekar, et al.
Publicat: (2020-09-01)

Modern processor design : fundamentals of superscalar processors /
per: 204626 Shen, John Paul, et al.
Publicat: (2005)

Modern processor design : fundamentals of superscalar processors /
per: 204626 Shen, John Paul, et al.
Publicat: (2003)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
per: Peng Wu, et al.
Publicat: (2023-04-01)

Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
per: Donaldson, A, et al.
Publicat: (2010)

Proving the Correctness of Processors with Delayed Branch using Delayed PC
per: Mueller, S, et al.
Publicat: (2000)

Performance Characterization of Hardware/Software Communication Interfaces in End-to-End Power Management Solutions of High-Performance Computing Processors
per: Antonio del Vecchio, et al.
Publicat: (2024-11-01)

SCHEDULING PROBLEMS OF STATIONARY OBJECTS WITH THE PROCESSOR IN ONE-DIMENSIONAL ZONE
per: N. A. Dunichkina, et al.
Publicat: (2015-06-01)

Formal techniques for effective co-verification of hardware/software co-designs
per: Mukherjee, R, et al.
Publicat: (2017)

A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
per: Mohsin Amin, et al.
Publicat: (2011-01-01)

Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
per: Larysa Titarenko, et al.
Publicat: (2024-07-01)

Gradient-descent hardware-aware training and deployment for mixed-signal neuromorphic processors
per: Ugurcan Cakal, et al.
Publicat: (2024-01-01)

Hardware Prototyping and Validation of a W-ΔDOR Digital Signal Processor
per: Gian Carlo Cardarilli, et al.
Publicat: (2019-07-01)

Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor
per: Chiou-Yng Lee, et al.
Publicat: (2022-01-01)

Scheduling of Batch Processors in Semiconductor Manufacturing – A Review
per: Mathirajan, M., et al.
Publicat: (2003)