The impact of hardware scheduling mechanisms on the performance and cost of processor designs
Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...
Main Authors: | Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D |
---|---|
מחברים אחרים: | Cap, C |
פורמט: | Conference item |
יצא לאור: |
dblp computer science bibliography
1999
|
פריטים דומים
-
The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
מאת: Mueller, S, et al.
יצא לאור: (1999) -
Dedicated digital processors : methods in hardware/software system design /
מאת: 276644 Mayer-Lindenberg, F.
יצא לאור: (2004) -
Exploring Optimal Cost-Performance Designs for RAW processors
מאת: Moritz, Csaba Andras, et al.
יצא לאור: (2023) -
APRON: A Cellular Processor Array Simulation and Hardware Design Tool
מאת: David R. W. Barr, et al.
יצא לאור: (2009-01-01) -
Tao--an architecturally balanced reconfigurable hardware processor
מאת: Huang, Andrew S. (Andrew Shane)
יצא לאור: (2005)