The impact of hardware scheduling mechanisms on the performance and cost of processor designs

The impact of hardware scheduling mechanisms on the performance and cost of processor designs

他のバージョン（1件）を表示する

Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...

書誌詳細
主要な著者:	Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D
その他の著者:	Cap, C
フォーマット:	Conference item
出版事項:	dblp computer science bibliography 1999

類似資料

The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
著者:: Mueller, S, 等
出版事項: (1999)

Dedicated digital processors : methods in hardware/software system design /
著者:: 276644 Mayer-Lindenberg, F.
出版事項: (2004)

A Hardware Assembler for 8080 Processor
著者:: D. I. Cowie
出版事項: (1978-04-01)

Exploring Optimal Cost-Performance Designs for RAW processors
著者:: Moritz, Csaba Andras, 等
出版事項: (2023)

APRON: A Cellular Processor Array Simulation and Hardware Design Tool
著者:: David R. W. Barr, 等
出版事項: (2009-01-01)

Tao--an architecturally balanced reconfigurable hardware processor
著者:: Huang, Andrew S. (Andrew Shane)
出版事項: (2005)

Thread Scheduling Mechanisms for Multiple-Context Parallel Processors
著者:: Fiske, James A. Stuart
出版事項: (2004)

Thread scheduling mechanisms for multiple-context parallel processors
著者:: Fiske, James Alexander Stuart
出版事項: (2007)

Scheduling jobs on multi-processors
著者:: Neetika, Bansal
出版事項: (2012)

OKI advanced array processor (AAP) hardware description
出版事項: (2004)

Digital neural processor hardware implementation for character recognition /
著者:: 424809 Kumaara Velan Munusamy
出版事項: (2000)

The 80386, 80486 and pentium processor : hardware, software and interfacing /
著者:: 391611 Triebel, Walter A.
出版事項: (1998)

Algorithms for Scheduling Tasks on Unrelated Processors
著者:: Davis, Ernest, 等
出版事項: (2023)

Optimal scheduling for two-processor systems /
著者:: Coffman, E. G. (Edward Grady), 1934-, 等

Task scheduling in parallel processor systems /
著者:: 443850 Syarifah Zyurina Nordin
出版事項: (2011)

Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices
著者:: Ikbel Belaid, 等
出版事項: (2011-01-01)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
著者:: Pradeep Kumar Yadav, 等
出版事項: (2008-01-01)

Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
著者:: Ko Natori, 等
出版事項: (2024-01-01)

Scheduling for hardware/software partitioning in embedded system design
著者:: Engels, Daniel Wayne, 1970-
出版事項: (2014)

Register transfer level design of compression processor core using verilog hardware description language /
著者:: Roslee Mohd. Sabri, 1978-, 等
出版事項: (2007)

Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
著者:: Eric J. Stotzer, 等
出版事項: (2012-08-01)

Modelling and developing co-scheduling strategies on multicore processors
著者:: Zhu, H, 等
出版事項: (2015)

Median filter using altera nios II processor and sort hardware /
著者:: 267473 Nadiah Azmi, 等
出版事項: (2008)

Median filter using nios II processor with sort hardware accelerator /
著者:: Chen, Kah Yee, 198- , author, 等
出版事項: (2009)

Accelerating Population Count with a Hardware Co-Processor for MicroBlaze
著者:: Iouliia Skliarova
出版事項: (2021-04-01)

Hardware Implementation of Residue Multipliers based Signed RNS Processor for Cryptosystems
著者:: E. Sekar, 等
出版事項: (2020-09-01)

Modern processor design : fundamentals of superscalar processors /
著者:: 204626 Shen, John Paul, 等
出版事項: (2005)

Modern processor design : fundamentals of superscalar processors /
著者:: 204626 Shen, John Paul, 等
出版事項: (2003)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
著者:: Peng Wu, 等
出版事項: (2023-04-01)

Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
著者:: Donaldson, A, 等
出版事項: (2010)

Proving the Correctness of Processors with Delayed Branch using Delayed PC
著者:: Mueller, S, 等
出版事項: (2000)

Performance Characterization of Hardware/Software Communication Interfaces in End-to-End Power Management Solutions of High-Performance Computing Processors
著者:: Antonio del Vecchio, 等
出版事項: (2024-11-01)

SCHEDULING PROBLEMS OF STATIONARY OBJECTS WITH THE PROCESSOR IN ONE-DIMENSIONAL ZONE
著者:: N. A. Dunichkina, 等
出版事項: (2015-06-01)

Formal techniques for effective co-verification of hardware/software co-designs
著者:: Mukherjee, R, 等
出版事項: (2017)

A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
著者:: Mohsin Amin, 等
出版事項: (2011-01-01)

Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
著者:: Larysa Titarenko, 等
出版事項: (2024-07-01)

Gradient-descent hardware-aware training and deployment for mixed-signal neuromorphic processors
著者:: Ugurcan Cakal, 等
出版事項: (2024-01-01)

Hardware Prototyping and Validation of a W-ΔDOR Digital Signal Processor
著者:: Gian Carlo Cardarilli, 等
出版事項: (2019-07-01)

Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor
著者:: Chiou-Yng Lee, 等
出版事項: (2022-01-01)

Scheduling of Batch Processors in Semiconductor Manufacturing – A Review
著者:: Mathirajan, M., 等
出版事項: (2003)