The impact of hardware scheduling mechanisms on the performance and cost of processor designs

The impact of hardware scheduling mechanisms on the performance and cost of processor designs

Toon andere (1) versies

Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...

Volledige beschrijving

Bibliografische gegevens
Hoofdauteurs:	Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D
Andere auteurs:	Cap, C
Formaat:	Conference item
Gepubliceerd in:	dblp computer science bibliography 1999

Gelijkaardige items

The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
door: Mueller, S, et al.
Gepubliceerd in: (1999)

Dedicated digital processors : methods in hardware/software system design /
door: 276644 Mayer-Lindenberg, F.
Gepubliceerd in: (2004)

A Hardware Assembler for 8080 Processor
door: D. I. Cowie
Gepubliceerd in: (1978-04-01)

Exploring Optimal Cost-Performance Designs for RAW processors
door: Moritz, Csaba Andras, et al.
Gepubliceerd in: (2023)

APRON: A Cellular Processor Array Simulation and Hardware Design Tool
door: David R. W. Barr, et al.
Gepubliceerd in: (2009-01-01)

Tao--an architecturally balanced reconfigurable hardware processor
door: Huang, Andrew S. (Andrew Shane)
Gepubliceerd in: (2005)

Thread Scheduling Mechanisms for Multiple-Context Parallel Processors
door: Fiske, James A. Stuart
Gepubliceerd in: (2004)

Thread scheduling mechanisms for multiple-context parallel processors
door: Fiske, James Alexander Stuart
Gepubliceerd in: (2007)

Scheduling jobs on multi-processors
door: Neetika, Bansal
Gepubliceerd in: (2012)

OKI advanced array processor (AAP) hardware description
Gepubliceerd in: (2004)

Digital neural processor hardware implementation for character recognition /
door: 424809 Kumaara Velan Munusamy
Gepubliceerd in: (2000)

The 80386, 80486 and pentium processor : hardware, software and interfacing /
door: 391611 Triebel, Walter A.
Gepubliceerd in: (1998)

Algorithms for Scheduling Tasks on Unrelated Processors
door: Davis, Ernest, et al.
Gepubliceerd in: (2023)

Optimal scheduling for two-processor systems /
door: Coffman, E. G. (Edward Grady), 1934-, et al.

Task scheduling in parallel processor systems /
door: 443850 Syarifah Zyurina Nordin
Gepubliceerd in: (2011)

Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices
door: Ikbel Belaid, et al.
Gepubliceerd in: (2011-01-01)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
door: Pradeep Kumar Yadav, et al.
Gepubliceerd in: (2008-01-01)

Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
door: Ko Natori, et al.
Gepubliceerd in: (2024-01-01)

Scheduling for hardware/software partitioning in embedded system design
door: Engels, Daniel Wayne, 1970-
Gepubliceerd in: (2014)

Register transfer level design of compression processor core using verilog hardware description language /
door: Roslee Mohd. Sabri, 1978-, et al.
Gepubliceerd in: (2007)

Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
door: Eric J. Stotzer, et al.
Gepubliceerd in: (2012-08-01)

Modelling and developing co-scheduling strategies on multicore processors
door: Zhu, H, et al.
Gepubliceerd in: (2015)

Median filter using altera nios II processor and sort hardware /
door: 267473 Nadiah Azmi, et al.
Gepubliceerd in: (2008)

Median filter using nios II processor with sort hardware accelerator /
door: Chen, Kah Yee, 198- , author, et al.
Gepubliceerd in: (2009)

Accelerating Population Count with a Hardware Co-Processor for MicroBlaze
door: Iouliia Skliarova
Gepubliceerd in: (2021-04-01)

Hardware Implementation of Residue Multipliers based Signed RNS Processor for Cryptosystems
door: E. Sekar, et al.
Gepubliceerd in: (2020-09-01)

Modern processor design : fundamentals of superscalar processors /
door: 204626 Shen, John Paul, et al.
Gepubliceerd in: (2005)

Modern processor design : fundamentals of superscalar processors /
door: 204626 Shen, John Paul, et al.
Gepubliceerd in: (2003)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
door: Peng Wu, et al.
Gepubliceerd in: (2023-04-01)

Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
door: Donaldson, A, et al.
Gepubliceerd in: (2010)

Proving the Correctness of Processors with Delayed Branch using Delayed PC
door: Mueller, S, et al.
Gepubliceerd in: (2000)

Performance Characterization of Hardware/Software Communication Interfaces in End-to-End Power Management Solutions of High-Performance Computing Processors
door: Antonio del Vecchio, et al.
Gepubliceerd in: (2024-11-01)

SCHEDULING PROBLEMS OF STATIONARY OBJECTS WITH THE PROCESSOR IN ONE-DIMENSIONAL ZONE
door: N. A. Dunichkina, et al.
Gepubliceerd in: (2015-06-01)

Formal techniques for effective co-verification of hardware/software co-designs
door: Mukherjee, R, et al.
Gepubliceerd in: (2017)

A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
door: Mohsin Amin, et al.
Gepubliceerd in: (2011-01-01)

Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
door: Larysa Titarenko, et al.
Gepubliceerd in: (2024-07-01)

Gradient-descent hardware-aware training and deployment for mixed-signal neuromorphic processors
door: Ugurcan Cakal, et al.
Gepubliceerd in: (2024-01-01)

Hardware Prototyping and Validation of a W-ΔDOR Digital Signal Processor
door: Gian Carlo Cardarilli, et al.
Gepubliceerd in: (2019-07-01)

Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor
door: Chiou-Yng Lee, et al.
Gepubliceerd in: (2022-01-01)

Scheduling of Batch Processors in Semiconductor Manufacturing – A Review
door: Mathirajan, M., et al.
Gepubliceerd in: (2003)