The impact of hardware scheduling mechanisms on the performance and cost of processor designs

The impact of hardware scheduling mechanisms on the performance and cost of processor designs

Diğer sürümleri göster (1)

Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...

Detaylı Bibliyografya
Asıl Yazarlar:	Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D
Diğer Yazarlar:	Cap, C
Materyal Türü:	Conference item
Baskı/Yayın Bilgisi:	dblp computer science bibliography 1999

Benzer Materyaller

The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
Yazar:: Mueller, S, ve diğerleri
Baskı/Yayın Bilgisi: (1999)

Dedicated digital processors : methods in hardware/software system design /
Yazar:: 276644 Mayer-Lindenberg, F.
Baskı/Yayın Bilgisi: (2004)

A Hardware Assembler for 8080 Processor
Yazar:: D. I. Cowie
Baskı/Yayın Bilgisi: (1978-04-01)

Exploring Optimal Cost-Performance Designs for RAW processors
Yazar:: Moritz, Csaba Andras, ve diğerleri
Baskı/Yayın Bilgisi: (2023)

APRON: A Cellular Processor Array Simulation and Hardware Design Tool
Yazar:: David R. W. Barr, ve diğerleri
Baskı/Yayın Bilgisi: (2009-01-01)

Tao--an architecturally balanced reconfigurable hardware processor
Yazar:: Huang, Andrew S. (Andrew Shane)
Baskı/Yayın Bilgisi: (2005)

Thread Scheduling Mechanisms for Multiple-Context Parallel Processors
Yazar:: Fiske, James A. Stuart
Baskı/Yayın Bilgisi: (2004)

Thread scheduling mechanisms for multiple-context parallel processors
Yazar:: Fiske, James Alexander Stuart
Baskı/Yayın Bilgisi: (2007)

Scheduling jobs on multi-processors
Yazar:: Neetika, Bansal
Baskı/Yayın Bilgisi: (2012)

OKI advanced array processor (AAP) hardware description
Baskı/Yayın Bilgisi: (2004)

Digital neural processor hardware implementation for character recognition /
Yazar:: 424809 Kumaara Velan Munusamy
Baskı/Yayın Bilgisi: (2000)

The 80386, 80486 and pentium processor : hardware, software and interfacing /
Yazar:: 391611 Triebel, Walter A.
Baskı/Yayın Bilgisi: (1998)

Algorithms for Scheduling Tasks on Unrelated Processors
Yazar:: Davis, Ernest, ve diğerleri
Baskı/Yayın Bilgisi: (2023)

Optimal scheduling for two-processor systems /
Yazar:: Coffman, E. G. (Edward Grady), 1934-, ve diğerleri

Task scheduling in parallel processor systems /
Yazar:: 443850 Syarifah Zyurina Nordin
Baskı/Yayın Bilgisi: (2011)

Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices
Yazar:: Ikbel Belaid, ve diğerleri
Baskı/Yayın Bilgisi: (2011-01-01)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
Yazar:: Pradeep Kumar Yadav, ve diğerleri
Baskı/Yayın Bilgisi: (2008-01-01)

Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
Yazar:: Ko Natori, ve diğerleri
Baskı/Yayın Bilgisi: (2024-01-01)

Scheduling for hardware/software partitioning in embedded system design
Yazar:: Engels, Daniel Wayne, 1970-
Baskı/Yayın Bilgisi: (2014)

Register transfer level design of compression processor core using verilog hardware description language /
Yazar:: Roslee Mohd. Sabri, 1978-, ve diğerleri
Baskı/Yayın Bilgisi: (2007)

Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
Yazar:: Eric J. Stotzer, ve diğerleri
Baskı/Yayın Bilgisi: (2012-08-01)

Modelling and developing co-scheduling strategies on multicore processors
Yazar:: Zhu, H, ve diğerleri
Baskı/Yayın Bilgisi: (2015)

Median filter using altera nios II processor and sort hardware /
Yazar:: 267473 Nadiah Azmi, ve diğerleri
Baskı/Yayın Bilgisi: (2008)

Median filter using nios II processor with sort hardware accelerator /
Yazar:: Chen, Kah Yee, 198- , author, ve diğerleri
Baskı/Yayın Bilgisi: (2009)

Accelerating Population Count with a Hardware Co-Processor for MicroBlaze
Yazar:: Iouliia Skliarova
Baskı/Yayın Bilgisi: (2021-04-01)

Hardware Implementation of Residue Multipliers based Signed RNS Processor for Cryptosystems
Yazar:: E. Sekar, ve diğerleri
Baskı/Yayın Bilgisi: (2020-09-01)

Modern processor design : fundamentals of superscalar processors /
Yazar:: 204626 Shen, John Paul, ve diğerleri
Baskı/Yayın Bilgisi: (2005)

Modern processor design : fundamentals of superscalar processors /
Yazar:: 204626 Shen, John Paul, ve diğerleri
Baskı/Yayın Bilgisi: (2003)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
Yazar:: Peng Wu, ve diğerleri
Baskı/Yayın Bilgisi: (2023-04-01)

Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
Yazar:: Donaldson, A, ve diğerleri
Baskı/Yayın Bilgisi: (2010)

Proving the Correctness of Processors with Delayed Branch using Delayed PC
Yazar:: Mueller, S, ve diğerleri
Baskı/Yayın Bilgisi: (2000)

Performance Characterization of Hardware/Software Communication Interfaces in End-to-End Power Management Solutions of High-Performance Computing Processors
Yazar:: Antonio del Vecchio, ve diğerleri
Baskı/Yayın Bilgisi: (2024-11-01)

SCHEDULING PROBLEMS OF STATIONARY OBJECTS WITH THE PROCESSOR IN ONE-DIMENSIONAL ZONE
Yazar:: N. A. Dunichkina, ve diğerleri
Baskı/Yayın Bilgisi: (2015-06-01)

Formal techniques for effective co-verification of hardware/software co-designs
Yazar:: Mukherjee, R, ve diğerleri
Baskı/Yayın Bilgisi: (2017)

A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
Yazar:: Mohsin Amin, ve diğerleri
Baskı/Yayın Bilgisi: (2011-01-01)

Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
Yazar:: Larysa Titarenko, ve diğerleri
Baskı/Yayın Bilgisi: (2024-07-01)

Gradient-descent hardware-aware training and deployment for mixed-signal neuromorphic processors
Yazar:: Ugurcan Cakal, ve diğerleri
Baskı/Yayın Bilgisi: (2024-01-01)

Hardware Prototyping and Validation of a W-ΔDOR Digital Signal Processor
Yazar:: Gian Carlo Cardarilli, ve diğerleri
Baskı/Yayın Bilgisi: (2019-07-01)

Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor
Yazar:: Chiou-Yng Lee, ve diğerleri
Baskı/Yayın Bilgisi: (2022-01-01)

Scheduling of Batch Processors in Semiconductor Manufacturing – A Review
Yazar:: Mathirajan, M., ve diğerleri
Baskı/Yayın Bilgisi: (2003)