Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog

Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog

As a first step, most model checkers used in the hardware industry convert a high-level register-transfer-level (RTL) design into a netlist. However, algorithms that operate at the netlist level are unable to exploit the structure of the higher abstraction levels and, thus, are less scalable. The RT...

書目詳細資料
Main Authors:	Jain, H, Kroening, D, Sharygina, N, al., E
格式:	Journal article
出版:	Institute of Electrical and Electronics Engineers 2008

相似書籍

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
由: Jain, H, et al.
出版: (2008)

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
由: Jain, H, et al.
出版: (2005)

Word level predicate abstraction and refinement for verifying RTL verilog
由: Jain, H, et al.
出版: (2005)

Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
由: Jain, H, et al.
出版: (2008)

Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
由: Kroening, D, et al.
出版: (2007)

VCEGAR: Verilog CounterExample Guided Abstraction Refinement
由: Jain, H, et al.
出版: (2007)

Verification of SpecC and Verilog using Predicate Abstraction
由: Jain, H, et al.
出版: (2004)

Checking consistency of C and Verilog using predicate abstraction and induction
由: Kroening, D, et al.
出版: (2004)

Checking Consistency of C and Verilog using Predicate Abstraction and Induction
由: Kroening, D, et al.
出版: (2004)

Verifying C++ with STL Containers via Predicate Abstraction
由: Blanc, N, et al.
出版: (2007)

Verifying C++ with STL containers via predicate abstraction
由: Blanc, N, et al.
出版: (2007)

System verilog RTL modeling with embedded assertions /
由: Chow, Chee Siang, 1984-, et al.
出版: (2012)

Predicate abstraction of ANSI-C programs using SAT
由: Clarke, E, et al.
出版: (2004)

Predicate Abstraction of ANSI–C Programs using SAT
由: Clarke, E, et al.
出版: (2015)

Predicate Abstraction of ANSI-C Programs Using SAT.
由: Clarke, E, et al.
出版: (2004)

SATABS: SAT−based Predicate Abstraction for ANSI−C
由: Clarke, E, et al.
出版: (2005)

Predicate Abstraction of ANSI-C Programs Using SAT
由: Clarke, E, et al.
出版: (2004)

System verilog RTL modeling with embedded assertions[electronic resource] /
由: Chow, Chee Siang, 1984-, et al.
出版: (2012)

The RTL design of 32-bit RISC processor using verilog HDL /
由: Hafizul Hasni Manab, 1987-, et al.
出版: (2012)

Approximating Predicate Images for Bit−Vector Logic
由: Kroening, D, et al.
出版: (2006)

Hooray For Hollywood: Onomastic rechniques in Bentelntans' “Dirty Eddie”
由: Leonard R.N. Ashley
出版: (1988-12-01)

Verification of SpecC using Predicate Abstraction
由: Clarke, E, et al.
出版: (2007)

Verification of SpecC using predicate abstraction.
由: Clarke, E, et al.
出版: (2007)

The RTL design of 32-bit RISC processor using verilog HDL [electronic resource] /
由: Hafizul Hasni Manab, 1987-
出版: (2012)

Predicate Abstraction with Under-approximation Refinement
由: Corina S. Pasareanu, et al.
出版: (2007-02-01)

Counterexamples with Loops for Predicate Abstraction
由: Kroening, D, et al.
出版: (2006)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL /
由: Lim, Jonie Joo Nee, 1978-, et al.
出版: (2008)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL [electronic resources] /
由: Lim, Jonie Joo Nee, 1978-, et al.
出版: (2008)

Verification and Falsification of Programs with Loops Using Predicate Abstraction
由: Kroening, D, et al.
出版: (2009)

Verification and falsification of programs with loops using predicate abstraction.
由: Kroening, D, et al.
出版: (2010)

Model Checking with Abstraction for Web Services
由: Sharygina, N, et al.
出版: (2007)

V2c – A Verilog to C translator
由: Mukherjee, R, et al.
出版: (2016)

Strengthening properties using abstraction refinement
由: Purandare, M, et al.
出版: (2009)

RTL cookbook/
由: 274324 Lancaster, Don
出版: (1969)

RTL2RTL Formal Equivalence: Boosting the Design Confidence
由: M V Achutha Kiran Kumar, et al.
出版: (2014-07-01)

Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking
由: Kroening, D, et al.
出版: (2003)

Counterexample Guided Abstraction Refinement via Program Execution
由: Groce, A, et al.
出版: (2004)

Automated scripts for testing verilog designs with iVerilog
由: Ng, Gary Jia Hao
出版: (2015)

RTL Conversion Method From Pipelined Synchronous RTL Models Into Asynchronous Ones
由: Shogo Semba, et al.
出版: (2022-01-01)

Counterexample-guided abstraction refinement for symmetric concurrent programs
由: Donaldson, A, et al.
出版: (2012)