Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
In this work, we have investigated the fabrication of Double gate and Single gate Junctionless silicon nanowire transistor using silicon nanowire patterned on lightly doped (105 cm-3) p-type Silicon on insulator wafer fabricated by Atomic force microscopy nanolithography technique. Local anodic oxid...
Main Authors: | Dehzangi, Arash, Larki, Farhad, Hassan, Jumiah, Hutagalung, Sabar D., Saion, Elias, Hamidon, Mohd Nizar, Abdullah, A. Makarimi, Kharazmi, Alireza, Mohammadi, Sanaz, Majlis, Burhanoddin Y. |
---|---|
Format: | Book Section |
Published: |
Trans Tech Publications
2013
|
Similar Items
-
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013) -
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013) -
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016) -
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014) -
Study the characteristic of p-type junction-less side gate silicon nanowire transistor fabricated by atomic force microscopy lithography
by: Dehzangi, Arash, et al.
Published: (2011)