Design of a high speed and low latency crypto-processor ASIC
This paper presents the design of an ultra high speed crypto-processor for next generation IT security. It addresses the next generation IT security requirements: the resistance against all attacks and high speed with low latency. The proposed processor is capable of generating cryptographically sec...
| Үндсэн зохиолчид: | , , , , |
|---|---|
| Формат: | Conference or Workshop Item |
| Хэл сонгох: | English |
| Хэвлэсэн: |
IEEE
2008
|
| Онлайн хандалт: | http://psasir.upm.edu.my/id/eprint/37530/1/Design%20of%20a%20high%20speed%20and%20low%20latency%20crypto-processor%20ASIC.pdf |