Development Of Test Platform Of Fpga Interconnect To Capture Marginal Open Defect
This research highlights the development of test platform of FPGA interconnect to capture marginal open defect on Altera® Stratix V devices. The need for at-speed test was due to the increasing number of marginal open defects, resulting from manufacturing process complexity anticipated from continu...
Main Author: | Mohamed Sultan, Fahmy Hafriz |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/40813/1/FAHMY_HAFRIZ_BIN_MOHAMED_SULTAN_24_pages.pdf |
Similar Items
-
Voltage clamp simulations of cardiac excitation: FPGA implementation
by: Mahmud, Farhanahani, et al.
Published: (2016) -
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
by: Bakar, Maya Abu
Published: (2015) -
Prelayout Design Of Configurable Serdes For High Speed Signaling In Multidie Interconnect
by: Chiew , Chong Giap
Published: (2016) -
Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
by: Yusni, Nur Amalina Aiza
Published: (2015) -
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
by: Ahmad, Nabihah @ Nornabihah
Published: (2005)