Efficient hardware-accelerated pseudoinverse computation through algorithm restructuring for parallelization in high-level synthesis
This paper describes a fast and efficient hardware-accelerated pseudoinverse computation through algorithm restructuring and leveraging FPGA synthesis directives for parallelism prior to high-level synthesis (HLS). The algorithm, which is composed of modified Gram–Schmidt QR decomposition (MGS-QRD),...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Published: |
John Wiley and Sons Ltd
2022
|
| Subjects: |