Nano-scale VLSI clock routing module based on useful-skew tree algorithm

Nano-scale VLSI clock routing module based on useful-skew tree algorithm

Clock routing is critical in nano-scale VLSI circuit design. Clock routing needs to be precise to minimize circuit delay. Clock signals are strongly affected by technology scaling, the long global interconnect lines become highly resistive as line dimensions are decreased. The control of clock skew...

书目详细资料
Main Authors:	Eik Wee, Chew, Heng Sun, Ch'ng, Shaikh-Husin, Nasir, Hani, Mohamed Khalil
格式:	文件
语言:	English
出版:	School of Postgraduate Studies, UTM 2006
主题:	TK Electrical engineering. Electronics Nuclear engineering
在线阅读:	http://eprints.utm.my/1687/1/sh-nasir05_Nano_scale_VLSI.pdf

相似书籍

Nano scale VLSI clock routing module based on useful skew tree algorithm /
由: Chew, Eik Wee, 1981-, author, et al.
出版: (2006)

Accelerating graph algorithms with priority queue processor
由: Heng Sun, Ch'ng, et al.
出版: (2006)

Fast clock tree generation using exact zero skew clock routing algorithm
由: Reaz, Mamun Ibn, et al.
出版: (2009)

A computer aided design software module for clock tree synthesis in very large scale integration design /
由: Chew, Eik Wee, 1981-, et al.
出版: (2008)

An on chip low skew optical clock receiver
由: Lum, Allan Marn Loy, 1978-
出版: (2014)

Pulse Coded Neural Network Implementation In VLSI
由: Shaikh-Husin, Nasir, et al.
出版: (2000)

Optimal routing algorithm for minimizing interconnect delay in VLSI layout design /
由: Nasir Shaikh Husin, author, et al.
出版: (2007)

Analysis and characterization of random skew and jitter in a novel clock network
由: Gutnik, Vadim
出版: (2014)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
由: Ch'ng, Heng Sun
出版: (2007)

A computer aided design software module for clock tree synthesis in very large scale integration design [electronic resource] /
由: 222494 Chew, Eik Wee, et al.
出版: (2008)

VLSI architecture for hierarchical routing in dynamic route guidance systems
由: Jagadeesh, George Rosario
出版: (2008)

Interconnect delay and routing in nanometer VLSI /
由: 461480 Kuay, Chong Lee, et al.
出版: (2008)

VLSI design of digital encryption standard processor /
由: 175489 Nasir Shaikh Husin

Power optimization in clock tree synthesis
由: Jagirdar Agathya
出版: (2018)

Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
由: Kumar, Daniel Prashanth
出版: (2015)

A low-skew, low jitter receiver circuit for on-chip optical clock distribution
由: Drego, Nigel Anthony, 1980-
出版: (2014)

Comparison of high speed vlsi adders /
由: 560514 Shaikh Nasir Shaikh Husin, et al.
出版: (2007)

Timing optimization through clock skew scheduling /
由: Kourtev, Ivan S., 1968-, et al.
出版: (2008)

Comparison of VLSI adders /
由: 398335 Yusni Idris, et al.
出版: (2004)

Chess clock using synthesized risc microcontroller based on Atmel AT90S2313 /
由: 453746 Mohd. Rafzan Zainol, et al.
出版: (2005)

Accelerating graph algorithms with priority queue processor /
由: Ch'ng, Heng Sun, author, et al.
出版: (2006)

Clock distribution networks in VLSI circuits and systems /
由: Friedman, Eby G.
出版: (1995)

Interconnect delay and routing in nanometer VLSI [electronic resource] /
由: 461480 Kuay, Chong Lee, et al.
出版: (2008)

Routing the power and ground wires on a VLSI chip
由: Moulton, Andrew Strout
出版: (2005)

VLSI design of sorting algorithm /
由: Lim, See Leng, 1982-, et al.
出版: (2012)

High performance VLSI architecture for dynamic routing in knowledge intensive networks
由: Quek, Kai Hock.
出版: (2008)

A Method for Eliminating Skew Introduced by Non-Uniform Buffer Delay and Wire Lengths in Clock Distribution Trees
由: Wu, Henry M.
出版: (2004)

VLSI Synthesis for Low-Power Clocking in Synchronous Designs
由: Naseer Alwan Hussein, et al.
出版: (2024-06-01)

Timing synchronization algorithm based on clock skew estimation for WSN
由: Yi SUN, et al.
出版: (2015-09-01)

Timing synchronization algorithm based on clock skew estimation for WSN
由: Yi SUN, et al.
出版: (2015-09-01)

VLSI based hardware accelerator for compute intensive routing applications
由: Lam, Siew Kei
出版: (2008)

An analog VLSI vocal tract
由: Wee, Keng Hoong
出版: (2008)

Comparison of high speed VLSI adders /
由: 460666 Beenal Baba @ Ashvin Kumar, et al.
出版: (2005)

Optimization of routing algorithm for interconnect delay in ultra large scale interation designs /
由: 175489 Nasir Shaikh Husin, et al.
出版: (2008)

Autonomous system clock frequency controller for pico- and nano- satellites
由: Ian Kamajaya
出版: (2015)

VLSI design of present encryption algorithm /
由: Siti Maisara Murniyati Muin, 1996-, author, et al.
出版: (2019)

VLSI design of present encryption algorithm /
由: Siti Maisara Murniyati Muin, 1996-, author, et al.
出版: (2019)

FPGA Implementation of RSA Public-Key Cryptographic Coprocessor
由: Hani, Mohamed Khalil, et al.
出版: (2000)

VLSI design of digital crosspoint switch /
由: 392631 Muhammad Arif Abdul Rahim, et al.
出版: (1991)

Optimization of routing algorithm for interconnect delay in ultra large scale interation designs [electronic resource] /
由: 175489 Nasir Shaikh Husin, et al.
出版: (2008)