Field programmable gate array implementation for fault detection in a power transmission lines
The aim of this thesis is to design an FPGA implementation for faults detection in power transmission lines. A prototype of DE2 board training kit with Cyclone IIEP2C35F672C6 FPGA processor is used to perform the analysis and obtain experiment results. Failure to protect the electrical power system...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2010
|
| Subjects: |