A new design-for-testability method based on thru-testability
Partial scan and non-scan techniques allow test generation of high fault coverage for sequential circuits with less area overhead and less performance degradation than full scan technique. In most of these techniques, extra logic (e.g. a multiplexer introduced by partial scan) is added to permit a d...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Published: |
Springer Netherlands
2011
|
| Subjects: |