Iterative RLC models for interconnect delay optimization in VLSI routing algorithms
Buffer insertion (van Ginneken, 1990), and wire-sizing techniques (Lillis, Cheng and Lin, 1996) have been widely used to minimize global interconnect delay path between interconnect source and sink points. These techniques rely on delay models (Pileggi, 1995) to estimate buffer insertion points – fr...
| Main Authors: | , , , |
|---|---|
| Format: | Book Section |
| Language: | English |
| Published: |
Penerbit UTM
2008
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/31035/1/MohamedKhalilHani2008_IterativeRLCModelsforInterconnectDelay.pdf |