Second-stage tuning procedure for analogue CMOS design reuse methodology
Proposed is a two-stage analogue circuit design reuse methodology by extending existing fabrication process rescaling procedures with a follow-on systematic tuning procedure stage based on DC output voltage scaling. It increases the potential for design reuse with short-channel MOSFET circuit design...
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Published: |
The Institution of Engineering and Technology
2012
|
| Subjects: |