Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文（繁體）
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Interconnect delay and routing...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Interconnect delay and routing in nanometer VLSI
Bibliographic Details
Main Author:
Kuay, Chong Lee
Format:
Thesis
Published:
2008
Subjects:
TK Electrical engineering. Electronics Nuclear engineering
Holdings
Description
Similar Items
Staff View
Similar Items
Iterative RLC models for interconnect delay optimization in VLSI routing algorithms
by: Md. Yusof , Zulkifli, et al.
Published: (2008)
Optimal routing algorithm for minimizing interconnect delay in VLSI layout design
by: Mohd. Hani, Mohamed Khalil
Published: (2007)
Simultaneous routing and buffer insertion algorithm for minimizing interconnect delay in VLSI layout design
by: Husin, Nasir Shaikh, et al.
Published: (2008)
Interconnect delay and routing in nanometer VLSI /
by: 461480 Kuay, Chong Lee, et al.
Published: (2008)
Interconnect delay and routing in nanometer VLSI [electronic resource] /
by: 461480 Kuay, Chong Lee, et al.
Published: (2008)