Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform

Advancements in semiconductor technology are making gate-level test generation more challenging. This is because a large amount of detailed structural information must be processed in the search process of automatic test pattern generation (ATPG). In addition, ATPG needs to deal with new defects cau...

Full description

Bibliographic Details
Main Authors: Chin, Ayub Abdullah, Ooi, Chia Yee
Format: Article
Published: 2013
Subjects:
_version_ 1796857963136155648
author Chin, Ayub Abdullah
Ooi, Chia Yee
author_facet Chin, Ayub Abdullah
Ooi, Chia Yee
author_sort Chin, Ayub Abdullah
collection ePrints
description Advancements in semiconductor technology are making gate-level test generation more challenging. This is because a large amount of detailed structural information must be processed in the search process of automatic test pattern generation (ATPG). In addition, ATPG needs to deal with new defects caused by process variation when IC is shrinking. To reduce the computation effort of ATPG, test generation could be started earlier at higher abstraction level, which is in line with top-down design methodology that has become more popular nowadays. In this research, we employ Chen’s high-level fault model in the high-level ATPG. Besides shorter ATPG time as shown in many previous works, our study showed that high-level ATPG also contributes to test compaction. This is because most of the high-level faults correlate with the gate-level collapsed faults especially at input/output of the modules in a circuit. The high-level ATPG prototype used in our work is mainly composed by constraint-driven test generation engine and fault simulation engine. Experimental result showed that more reduced/compact test set can be generated from the high-level ATPG.
first_indexed 2024-03-05T19:05:38Z
format Article
id utm.eprints-40911
institution Universiti Teknologi Malaysia - ePrints
last_indexed 2024-03-05T19:05:38Z
publishDate 2013
record_format dspace
spelling utm.eprints-409112017-08-22T03:18:59Z http://eprints.utm.my/40911/ Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform Chin, Ayub Abdullah Ooi, Chia Yee TJ Mechanical engineering and machinery Advancements in semiconductor technology are making gate-level test generation more challenging. This is because a large amount of detailed structural information must be processed in the search process of automatic test pattern generation (ATPG). In addition, ATPG needs to deal with new defects caused by process variation when IC is shrinking. To reduce the computation effort of ATPG, test generation could be started earlier at higher abstraction level, which is in line with top-down design methodology that has become more popular nowadays. In this research, we employ Chen’s high-level fault model in the high-level ATPG. Besides shorter ATPG time as shown in many previous works, our study showed that high-level ATPG also contributes to test compaction. This is because most of the high-level faults correlate with the gate-level collapsed faults especially at input/output of the modules in a circuit. The high-level ATPG prototype used in our work is mainly composed by constraint-driven test generation engine and fault simulation engine. Experimental result showed that more reduced/compact test set can be generated from the high-level ATPG. 2013 Article PeerReviewed Chin, Ayub Abdullah and Ooi, Chia Yee (2013) Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform. Circuits and Systems, 4 (4). pp. 342-349. ISSN 2153-1293
spellingShingle TJ Mechanical engineering and machinery
Chin, Ayub Abdullah
Ooi, Chia Yee
Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform
title Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform
title_full Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform
title_fullStr Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform
title_full_unstemmed Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform
title_short Study on test compaction in high-level Automatic Test Pattern Generation (ATPG) platform
title_sort study on test compaction in high level automatic test pattern generation atpg platform
topic TJ Mechanical engineering and machinery
work_keys_str_mv AT chinayubabdullah studyontestcompactioninhighlevelautomatictestpatterngenerationatpgplatform
AT ooichiayee studyontestcompactioninhighlevelautomatictestpatterngenerationatpgplatform