Development of a rapid-prototyping VHDL design environment with test case implementation of a JPEG decompression module

Similar Items

• Development of a rapid-prototyping VHDL design environment with test case implementation of a JPEG decompression module /
  by: 370048 Koay, Kah Hoe
  Published: (2000)
• A JPEG decompression Asic module designed using a VHDL module generator [UTM journal article] /
  by: Mohamed Khalil Mohd. Hani 608642, et al.
• FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
  by: Ahmad, Nabihah @ Nornabihah
  Published: (2005)
• VHDL design of A 32-Bit RISC processor core for FPGA implementation
  by: Marsono, Muhammad Nadzir
  Published: (2001)
• VHDL implementation of pipelined DLX microprocessor
  by: Anthony, Ignatius Edmond
  Published: (2008)