Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Development of fault simulator...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Development of fault simulator on automatic test pattern generation
Bibliographic Details
Main Authors:
Paraman, Norlina
,
Yap, Pei Yee
Format:
Conference or Workshop Item
Published:
2018
Subjects:
TK Electrical engineering. Electronics Nuclear engineering
Holdings
Description
Similar Items
Staff View
Similar Items
Hybrid non scan with built-in self-test for fault coverage improvement
by: Ahmadi, Azra, et al.
Published: (2023)
Design for testability method at register transfer level
by: Paraman, Norlina
Published: (2016)
Multiple controlled antirandom testing (MCAT) for high fault coverage in a black box environment
by: Alamgir, Arbab, et al.
Published: (2019)
Object-oriented test pattern generator and logic simulator for combinational circuits
by: Ooi, Chia Yee
Published: (2003)
Adaptive random testing with total cartesian distance for black box circuit under test
by: Alamgir, Arbab, et al.
Published: (2020)