Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文（繁體）
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Vlsi design of 16-bit decimati...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Vlsi design of 16-bit decimation filter for sigma-delta adc
Bibliographic Details
Main Author:
Muhammad Arif Abdul Rahim Izam Kamis, Abdul Azim Ayub
Format:
Article
Published:
2018
Holdings
Description
Similar Items
Staff View
Similar Items
Design and Implementation of Decimation Filter for 13-bit Sigma-Delta ADC Based on FPGA
by: Khalid Khaleel Mohammed, et al.
Published: (2022-03-01)
Design and Implementation of Decimation Filter for 13-bit Sigma-Delta ADC Based on FPGA
by: Khalid Khaleel Mohammed, et al.
Published: (2016-10-01)
Design and Implementation of Decimation Filter for 13-bit Sigma-Delta ADC Based on FPGA
by: Saad A. Al-Ta’an, et al.
Published: (2016-06-01)
A 16-bit sigma-delta ADC applied in micro-machined inertial sensor
by: Li Qiang, et al.
Published: (2015-04-01)
Design and Implementation of Sigma-Delta ADC Filter
by: Renzhuo Wan, et al.
Published: (2022-12-01)