Run-time transmission power reconfiguration and adaptive packet relocation in wireless network-on-chip /

Run-time transmission power reconfiguration and adaptive packet relocation in wireless network-on-chip /

Bibliographic Details
Main Authors:	Mohd. Shahrizal Rusli, 1982-, author 247397, Muhammad Nadzir Marsono, supervisor 642192, Maurizio Palesi, supervisor 602095, Fakulti Kejuruteraan Elektrik 540663
Format:	text
Language:	eng
Published:	2016

Similar Items

Run-time transmission power reconfiguration and adaptive packet relocation in wireless network-on-chip [electronic resource] /
by: Mohd. Shahrizal Rusli, 1982-, author 247397, et al.
Published: (2016)

Run-time transmission power reconfiguration and adaptive packet relocation in wireless network-on-chip
by: Rusli, Mohd. Shahrizal
Published: (2016)

Traffic-aware token-based medium access control mechanism for wireless network-on-chip /
by: Fasiku, Ayodeji Ireti, 1980-, author 651531, et al.
Published: (2023)

Distance-aware bidirectional medium access control for mesh wireless network-on-chip architecture /
by: Asrani Lit, 1984-, author 247847, et al.
Published: (2022)

Evaluation of scheme selection and parameter effects in the reconfigurable transmitting power in Wireless Network-on-Chip
by: Rusli, Mohd. Shahrizal, et al.
Published: (2018)

On the impact of routing and network size for wireless network-on-chip performance
by: Rusli, Mohd. Shahrizal, et al.
Published: (2018)

Architecture-level power-time-area estimators for IEEE 1149.1 structure in testing interconnet resources network-on-chip /
by: Mahdieh Nadi Senejani, 1982-, author, et al.
Published: (2018)

Characterization of subnets, virtual channel and routing on wireless network-on-chip performance
by: Fasiku, Ayodeji Ireti, et al.
Published: (2020)

Architecture-level power-time-area estimator for IEEE 1149.1 structure in testing interconnet resources of network-on-chip /
by: Mahdieh Nadi Senejani, 1982-, author, et al.

Naive bayes classification with domain knowledge for new malware variants and stateless packet level detection /
by: Ismahani Ismail, 1980-, author 557878, et al.
Published: (2013)

Adaptive online fault detection on network-on-chip based on packet logging mechanism /
by: Loo, Ling Kim, 1987-, et al.
Published: (2015)

Wireless network on-chips history-based traffic prediction for token flow control and allocation
by: Fasiku, Ayodeji Ireti, et al.
Published: (2019)

An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array /
by: Alireza Monemi, 1983-, author 511782, et al.
Published: (2016)

Packet-level spam fingerprinting /
by: Fazlida Dahalan, 1979-, et al.
Published: (2009)

Adaptive online fault detection on network-on-chip based on packet logging mechanism [electronic resource] /
by: Loo, Ling Kim, 1987-, et al.
Published: (2015)

Packet-level intrusion detection /
by: Rami Hussen Mohammed Altilib, 1977-, et al.
Published: (2009)

Development of a wormhole router archicture for network on chip
by: Lee, Cheen Kok, 1982-, et al.
Published: (2009)

Improving spam detection using fingerprinting at packet level /
by: Zaitul Iradah Mahid, 1979-, et al.
Published: (2010)

A closed loop control based power manager for WiNoC architectures
by: Rusli, Mohd. Shahrizal, et al.
Published: (2014)

A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures
by: Mineo, Andrea, et al.
Published: (2015)

Network-on-chip mesh topology modeling and performance analysis /
by: Siti Aisah Junos @ Yunus, 1982-, et al.
Published: (2009)

Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip /
by: Wang, Hsin Wey, 1982-, et al.
Published: (2011)

Internet protocol wrapper architecture for packet - level network processing /
by: Nur Liyana Zakaria, 1987- , author, et al.
Published: (2009)

Field-programmable gate array based fog analytic node architecture with reconfigurable application plane /
by: Tan, Tze Hon, 1988-, author 583937, et al.
Published: (2022)

Resource efficient embedded neural network on field programmable gate array /
by: Nasiruddin Nasirin, 19892-, author 607236, et al.
Published: (2017)

Resource-efficient embedded neural network on field programmable gate array /
by: Nasiruddin Nasirin, 19892-, author 607236, et al.
Published: (2017)

An Efficient Radio Access Control Mechanism for Wireless Network-On-Chip Architectures
by: Maurizio Palesi, et al.
Published: (2015-03-01)

Packet-level open-digest fingerprinting for spam detection on middleboxes
by: Marsono, Muhammad Nadzir
Published: (2011)

Packet-level open-digest fingerprinting for spam detection of middleboxes
by: Marsono, Muhammad Nadzir
Published: (2012)

Network on chip prototyping and emulation /
by: Tay, Huey Fen, 1983-, et al.
Published: (2010)

Floorplaning methodology for network on chip /
by: Chia, Ie Chen, 1981-, et al.
Published: (2012)

Emulation platform for network-on-chip /
by: Ee, Sze Hui, 1983-, et al.
Published: (2012)

Network partitioning and IP placement in network on chip /
by: Asrani Lit, 1984-, et al.
Published: (2012)

Random-access memory based ternary content addressable memory with field programmable gate array /
by: Ng, Shao Kay, 1991-, author 607299, et al.
Published: (2017)

Random-access memory based ternary content addressable memory with field programmable gate array /
by: Ng, Shao Kay, 1991-, author 607299, et al.
Published: (2017)

Hardware acceleration of lightweighted stand-alone internet protocol security on field-programmable gate array /
by: Gan, Soon Jin, 1991, author 607303, et al.
Published: (2017)

Hardware acceleration of lightweighted stand-alone internet protocol security on field-programmable gate array /
by: Gan, Soon Jin, 1991, author 607303, et al.
Published: (2017)

Multi class support vector machines network traffic classifier /
by: Tey, Seng Rou, 1992-, author 607237, et al.
Published: (2017)

Adaptive proportional-integral-derivative controller on field programmable gate array [electronic resource] /
by: Prak Yut Ee Luan, 1983- 642188, et al.
Published: (2016)

Random forest hardware acceleration using FPGA for prediction /
by: Marie Micheline Pius, 1993-, author 610314, et al.
Published: (2018)