Improvement of the Symmetry and Linearity of Synaptic Weight Update by Combining the InGaZnO Synaptic Transistor and Memristor

Obtaining symmetrical and highly linear synapse weight update characteristics of analog resistive switching devices is critical for attaining high performance and energy efficiency of the neural network system. In this work, based on the two-terminal one transistor-one memristor (1T1M) block, the im...

Cijeli opis

Bibliografski detalji
Glavni autori: Tae Jun Yang, Jung Rae Cho, Hyunkyu Lee, Hee Jun Lee, Seung Joo Myoung, Da Yeon Lee, Sung-Jin Choi, Jong-Ho Bae, Dong Myong Kim, Changwook Kim, Jiyong Woo, Dae Hwan Kim
Format: Članak
Jezik:English
Izdano: IEEE 2024-01-01
Serija:IEEE Access
Teme:
Online pristup:https://ieeexplore.ieee.org/document/10436646/