Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
Services that require both heavy-load computation and low-latency have been increasing. To meet these requirements, an increasing number of servers are equipped with hardware accelerators such as a Graphics Processing Unit (GPU) or Field Programmable Gate Array (FPGA). These hardware accelerators ca...
| Main Authors: | , , , , |
|---|---|
| 格式: | Article |
| 語言: | English |
| 出版: |
IEEE
2024-01-01
|
| 叢編: | IEEE Access |
| 主題: | |
| 在線閱讀: | https://ieeexplore.ieee.org/document/10643958/ |