A New Multi-Bit Flip-Flop Merging Mechanism for Power Consumption Reduction in the Physical Implementation Stage of ICs Conception
Recently, the multi-bit flip-flop (MBFF) technique was introduced as a method for reducing the power consumption and chip area of integrated circuits (ICs) during the physical implementation stage of their development process. From the perspective of the consumer, the main requirements for such an o...
Main Authors: | Lekbir Cherif, Mohamed Chentouf, Jalal Benallal, Mohammed Darmi, Rachid Elgouri, Nabil Hmina |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-01-01
|
Series: | Journal of Low Power Electronics and Applications |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9268/9/1/3 |
Similar Items
-
A Survey of the Sensitivities of Security Oriented Flip-Flop Circuits
by: Itamar Levi, et al.
Published: (2017-01-01) -
Novel Low-Complexity and Low-Power Flip-Flop Design
by: Jin-Fa Lin, et al.
Published: (2020-05-01) -
Design of a Dual Change-Sensing 24T Flip-Flop in 65 nm CMOS Technology for Ultra Low-Power System Chips
by: Jun-Young Park, et al.
Published: (2022-03-01) -
Low-Voltage and Low-Power True-Single-Phase 16-Transistor Flip-Flop Design
by: Jin-Fa Lin, et al.
Published: (2022-07-01) -
A Low-Power High-Speed Sense-Amplifier-Based Flip-Flop in 55 nm MTCMOS
by: Heng You, et al.
Published: (2020-05-01)