Shear performance and accelerated reliability of solder interconnects for fan-out wafer-level package
As the packaging density in wafer-level packaging increases, there is an increasing need for packaging processes for fan-out packaged devices; thus, the soldering reliability of board-level devices is particularly important. Fan-out wafer-level packaging (FOWLP) is typically packaged using flip-chip...
Main Authors: | Shuye Zhang, Ran Duan, Sunwu Xu, Panfei Xue, Chengqian Wang, Jieshi Chen, Kyung-Wook Paik, Peng He |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2022-06-01
|
Series: | Journal of Advanced Joining Processes |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2666330921000364 |
Similar Items
-
Evaluation of fan-out wafer level package strength
by: Xu, Cheng, et al.
Published: (2021) -
Fan-Out Wafer and Panel Level Packaging as Packaging Platform for Heterogeneous Integration
by: Tanja Braun, et al.
Published: (2019-05-01) -
Reliability Evaluation of Fan-Out Type 3D Packaging-On-Packaging
by: Pao-Hsiung Wang, et al.
Published: (2021-03-01) -
Design and Optimization of a Fan-Out Wafer-Level Packaging- Based Integrated Passive Device Structure for FMCW Radar Applications
by: Jiajie Yang, et al.
Published: (2024-10-01) -
A high-efficiency transformer-in-package isolated DC-DC converter using glass-based fan-out wafer-level packaging
by: Lin Cheng, et al.
Published: (2024-11-01)